3656 search results - page 619 / 732 » Parallel programming in Split-C |
138
click to vote
HPCA
2008
IEEE
16 years 6 months ago
2008
IEEE
Hard-to-predict branches depending on longlatency cache-misses have been recognized as a major performance obstacle for modern microprocessors. With the widening speed gap between...
187
click to vote
HPCA
2008
IEEE
16 years 6 months ago
2008
IEEE
Cache partitioning and sharing is critical to the effective utilization of multicore processors. However, almost all existing studies have been evaluated by simulation that often ...
211
click to vote
HPCA
2005
IEEE
16 years 6 months ago
2005
IEEE
Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional ...
182
click to vote
HPCA
2005
IEEE
16 years 6 months ago
2005
IEEE
With the increasing concern of the security on high performance multiprocessor enterprise servers, more and more effort is being invested into defending against various kinds of a...
148
click to vote
ASPLOS
2010
ACM
16 years 1 months ago
2010
ACM
Growing transistor counts, limited power budgets, and the breakdown of voltage scaling are currently conspiring to create a utilization wall that limits the fraction of a chip tha...