Sciweavers

16159 search results - page 2952 / 3232
» Parallel computing with CUDA
Sort
View
NOCS
2009
IEEE
16 years 1 months ago
A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network
This paper presents a many-core heterogeneous computational platform that employs a GALS compatible circuit-switched on-chip network. The platform targets streaming DSP and embedd...
Anh T. Tran, Dean Truong, Bevan M. Baas
ASPLOS
2010
ACM
16 years 1 months ago
COMPASS: a programmable data prefetcher using idle GPU shaders
A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the last few years. These powerful computing cores...
Dong Hyuk Woo, Hsien-Hsin S. Lee
CCGRID
2008
IEEE
16 years 1 months ago
Modeling "Just-in-Time" Communication in Distributed Real-Time Multimedia Applications
—The research area of Multimedia Content Analysis (MMCA) considers all aspects of the automated extraction of new knowledge from large multimedia data streams and archives. In re...
R. Yang, Robert D. van der Mei, D. Roubos, Frank J...
DATE
2008
IEEE
182views Hardware» more  DATE 2008»
16 years 1 months ago
A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking
— As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to ...
Swaroop Ghosh, Patrick Ndai, Kaushik Roy
CVPR
2007
IEEE
16 years 28 days ago
Dense mirroring surface recovery from 1D homographies and sparse correspondences
In this work we recover the 3D shape of mirroring objects such as mirrors, sunglasses, and stainless steel objects. A computer monitor displays several images of parallel stripes,...
Stas Rozenfeld, Ilan Shimshoni, Michael Lindenbaum
« Prev « First page 2952 / 3232 Last » Next »