Sciweavers

16159 search results - page 2914 / 3232
» Parallel computing with CUDA
Sort
View
HYBRID
2009
Springer
15 years 10 months ago
Trajectory Based Verification Using Local Finite-Time Invariance
Abstract. In this paper we propose a trajectory based reachability analysis by using local finite-time invariance property. Trajectory based analysis are based on the execution tra...
A. Agung Julius, George J. Pappas
ACSC
2004
IEEE
15 years 10 months ago
Reducing Register Pressure Through LAER Algorithm
When modern processors keep increasing the instruction window size and the issue width to exploit more instruction-level parallelism (ILP), the demand of larger physical register ...
Gao Song
APCHI
2004
IEEE
15 years 10 months ago
NetWorker: A Practical Web-Based Tool to Support the Collect-Compare-Choose Cycle
An earlier paper has covered the development of a paper prototype of NetWorker, a tool designed to facilitate a Web usage referred to as the Collect-Compare-Choose cycle. Here we d...
Paul J. Lyons, Chris Phillips, Elizabeth A. Kemp, ...
212
Voted
DAC
2004
ACM
15 years 10 months ago
Communication-efficient hardware acceleration for fast functional simulation
This paper presents new technology that accelerates system verification. Traditional methods for verifying functional designs are based on logic simulation, which becomes more tim...
Young-Il Kim, Woo-Seung Yang, Young-Su Kwon, Chong...
FPL
2006
Springer
140views Hardware» more  FPL 2006»
15 years 10 months ago
Architectural Modifications to Improve Floating-Point Unit Efficiency in FPGAs
FPGAs have reached densities that can implement floatingpoint applications, but floating-point operations still require a large amount of FPGA resources. One major component of IE...
Michael J. Beauchamp, Scott Hauck, Keith D. Underw...
« Prev « First page 2914 / 3232 Last » Next »