Sciweavers

16159 search results - page 2911 / 3232
» Parallel computing with CUDA
Sort
View
ARITH
1999
IEEE
15 years 11 months ago
Reduced Latency IEEE Floating-Point Standard Adder Architectures
The design and implementation of a double precision floating-point IEEE-754 standard adder is described which uses "flagged prefix addition" to merge rounding with the s...
Andrew Beaumont-Smith, Neil Burgess, S. Lefrere, C...
ICCV
1999
IEEE
15 years 11 months ago
Real-Time Object Detection for "Smart" Vehicles
This paper presents an e cient shape-based object detection method based on Distance Transforms and describes its use for real-time vision on-board vehicles. The method uses a tem...
Dariu Gavrila, Vasanth Philomin
FCT
1999
Springer
15 years 11 months ago
Tile Transition Systems as Structured Coalgebras
The aim of this paper is to investigate the relation between two models of concurrent systems: tile rewrite systems and coalgebras. Tiles are rewrite rules with side e ects which a...
Andrea Corradini, Reiko Heckel, Ugo Montanari
MICCAI
1999
Springer
15 years 11 months ago
Rendering the Unfolded Cerebral Cortex
Classical volume rendering is computed by casting a bundle of parallel rays from a flat viewing plane onto the volume data set, and produces as such a spatially limited view of the...
Junfeng Guo, Ioan Alexandru Salomie, Rudi Deklerck...
ICCAD
1996
IEEE
164views Hardware» more  ICCAD 1996»
15 years 10 months ago
A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects
In this paper, we present a new capacitance extraction method named Dimension Reduction Technique (DRT) for 3D VLSI interconnects. The DRT converts a complex 3D problem into a ser...
Wei Hong II, Weikai Sun, Zhenhai Zhu, Hao Ji, Ben ...
« Prev « First page 2911 / 3232 Last » Next »