Sciweavers

16159 search results - page 2891 / 3232
» Parallel computing with CUDA
Sort
View
ICN
2005
Springer
16 years 5 days ago
Fault Free Shortest Path Routing on the de Bruijn Networks
It is shown that the de Bruijn graph (dBG) can be used as an architecture for interconnection networks and a suitable structure for parallel computation. Recent works have classi...
Ngoc Chi Nguyen, Vo Dinh Minh Nhat, Sungyoung Lee
189
Voted
ICS
2005
Tsinghua U.
16 years 5 days ago
Transparent caching with strong consistency in dynamic content web sites
We consider a cluster architecture in which dynamic content is generated by a database back-end and a collection of Web and application server front-ends. We study the effect of t...
Cristiana Amza, Gokul Soundararajan, Emmanuel Cecc...
ICS
2005
Tsinghua U.
16 years 5 days ago
A heterogeneously segmented cache architecture for a packet forwarding engine
As network traffic continues to increase and with the requirement to process packets at line rates, high performance routers need to forward millions of packets every second. Eve...
Kaushik Rajan, Ramaswamy Govindarajan
ICS
2005
Tsinghua U.
16 years 5 days ago
Think globally, search locally
A key step in program optimization is the determination of optimal values for code optimization parameters such as cache tile sizes and loop unrolling factors. One approach, which...
Kamen Yotov, Keshav Pingali, Paul Stodghill
ISPA
2005
Springer
16 years 5 days ago
Storage-Optimal Key Sharing with Authentication in Sensor Networks
Abstract. Wireless Sensor Networks are edging closer to widespread feasibility with recent research showing promising results in developing and adapting new mechanisms to suit thei...
Jian Wang, Zhengyou Xia, Lein Harn, Guihai Chen
« Prev « First page 2891 / 3232 Last » Next »