Sciweavers

16159 search results - page 2847 / 3232
» Parallel computing with CUDA
Sort
View
NOCS
2009
IEEE
16 years 1 months ago
Silicon-photonic clos networks for global on-chip communication
Future manycore processors will require energyefficient, high-throughput on-chip networks. Siliconphotonics is a promising new interconnect technology which offers lower power, h...
Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Sco...
RECONFIG
2009
IEEE
182views VLSI» more  RECONFIG 2009»
16 years 1 months ago
Scalability Studies of the BLASTn Scan and Ungapped Extension Functions
BLASTn is a ubiquitous tool used for large scale DNA analysis. Detailed profiling tests reveal that the most computationally intensive sections of the BLASTn algorithm are the sc...
Siddhartha Datta, Ron Sass
RECONFIG
2009
IEEE
269views VLSI» more  RECONFIG 2009»
16 years 1 months ago
A 10 Gbps OTN Framer Implementation Targeting FPGA Devices
Abstract—Integrated circuits for very high-speed telecommunication protocols often use ASICs, due to their strict timing constraints. This scenario is changing, since modern FPGA...
Guilherme Guindani, Frederico Ferlini, Jeferson Ol...
ICDCSW
2009
IEEE
16 years 1 months ago
Joint Sleep Scheduling and Mode Assignment in Wireless Cyber-Physical Systems
Designing cyber-physical systems with high efficiency, adaptability, autonomy, reliability and usability is a challenging task. In this paper, we focus on minimizing networkwide ...
Chun Jason Xue, Guoliang Xing, Zhaohui Yuan, Zili ...
ICDCSW
2009
IEEE
16 years 1 months ago
EDLA Tradeoffs for Wireless Sensor Network Target Tracking
—The number of active nodes in a WSN deployment governs both the longevity of the network and the accuracy of applications using the network’s data. As node hibernation techniq...
Richard Tynan, Gregory M. P. O'Hare, Michael J. O'...
« Prev « First page 2847 / 3232 Last » Next »