16159 search results - page 2805 / 3232 » Parallel computing with CUDA |
246
click to vote
IDC
2009
Springer
15 years 4 months ago
2009
Springer
A major challenge faced in mobile ad hoc networks (MANETs) is locating devices for communication, especially in the case of high node mobility and sparse node density. Present solu...
224
Voted
IEEEPACT
2009
IEEE
15 years 4 months ago
2009
IEEE
Resource sharing can cause unfair and unpredictable performance of concurrently executing applications in Chip-Multiprocessors (CMP). The shared last-level cache is one of the mos...
219
click to vote
IEEEPACT
2009
IEEE
15 years 4 months ago
2009
IEEE
As the gap between processor and memory continues to grow, memory performance becomes a key performance bottleneck for many applications. Compilers therefore increasingly seek to m...
219
click to vote
IEEEPACT
2009
IEEE
15 years 4 months ago
2009
IEEE
Transactional memory is being advanced as an alternative to traditional lock-based synchronization for concurrent programming. Transactional memory simplifies the programming mode...
230
click to vote
IEEEPACT
2009
IEEE
15 years 4 months ago
2009
IEEE
Abstract--Version management, one of the key design dimensions of Hardware Transactional Memory (HTM) systems, defines where and how transactional modifications are stored. Current...