Sciweavers

16159 search results - page 2738 / 3232
» Parallel computing with CUDA
Sort
View
IPPS
2006
IEEE
16 years 28 days ago
Honeybees: combining replication and evasion for mitigating base-station jamming in sensor networks
By violating MAC-layer protocols, the jamming attack aims at blocking successful communication among wireless nodes. Wireless sensor networks (WSNs) are highly vulnerable to jammi...
Sherif M. Khattab, Daniel Mossé, Rami G. Me...
IPPS
2006
IEEE
16 years 28 days ago
Composite Abortable Locks
The need to allow threads to abort an attempt to acquire a lock (sometimes called a timeout) is an interesting new requirement driven by state-of-the-art database applications wit...
Virendra J. Marathe, Mark Moir, Nir Shavit
IPPS
2006
IEEE
16 years 28 days ago
SAMIE-LSQ: set-associative multiple-instruction entry load/store queue
The load/store queue (LSQ) is one of the most complex parts of contemporary processors. Its latency is critical for the processor performance and it is usually one of the processo...
Jaume Abella, Antonio González
IPPS
2006
IEEE
16 years 28 days ago
On the impact of data input sets on statistical compiler tuning
In recent years, several approaches have been proposed to use profile information in compiler optimization. This profile information can be used at the source level to guide loo...
Masayo Haneda, Peter M. W. Knijnenburg, Harry A. G...
IPPS
2006
IEEE
16 years 28 days ago
Techniques and tools for dynamic optimization
Traditional code optimizers have produced significant performance improvements over the past forty years. While promising avenues of research still exist, traditional static and p...
Jason Hiser, Naveen Kumar, Min Zhao, Shukang Zhou,...
« Prev « First page 2738 / 3232 Last » Next »