16159 search results - page 2675 / 3232 » Parallel computing with CUDA |
183
Voted
HPCA
2007
IEEE
16 years 7 months ago
2007
IEEE
We apply a scalable approach for practical, comprehensive design space evaluation and optimization. This approach combines design space sampling and statistical inference to ident...
153
click to vote
HPCA
2006
IEEE
16 years 7 months ago
2006
IEEE
The increasing demand for reliable computers has led to proposals for hardware-assisted rollback of memory state. Such approach promises major reductions in Mean Time To Repair (M...
173
click to vote
HPCA
2004
IEEE
16 years 7 months ago
2004
IEEE
Branch misprediction penalty consists of two components: the time wasted on mis-speculative execution until the mispredicted branch is resolved and the time to restart the pipelin...
200
click to vote
HPCA
2004
IEEE
16 years 7 months ago
2004
IEEE
Reducing energy consumption has become one of the major challenges in designing future computing systems. This paper proposes a novel idea of using program counters to predict I/O...
170
click to vote
HPCA
2003
IEEE
16 years 7 months ago
2003
IEEE
Due to cost, time, and flexibility constraints, simulators are often used to explore the design space when developing a new processor architecture, as well as when evaluating the ...