Sciweavers

16159 search results - page 2602 / 3232
» Parallel computing with CUDA
Sort
View
IEEEPACT
2003
IEEE
16 years 12 days ago
Redeeming IPC as a Performance Metric for Multithreaded Programs
Recent work has shown that multithreaded workloads running in execution-driven, full-system simulation environments cannot use instructions per cycle (IPC) as a valid performance ...
Kevin M. Lepak, Harold W. Cain, Mikko H. Lipasti
IEEEPACT
2003
IEEE
16 years 12 days ago
Y-Branches: When You Come to a Fork in the Road, Take It
In this paper, we study the effects of manipulating the architected direction of conditional branches. Through the use of statistical sampling, we find that about 40% of all dyna...
Nicholas J. Wang, Michael Fertig, Sanjay J. Patel
IEEEPACT
2003
IEEE
16 years 12 days ago
Miss Rate Prediction across All Program Inputs
Improving cache performance requires understanding cache behavior. However, measuring cache performance for one or two data input sets provides little insight into how cache behav...
Yutao Zhong, Steve Dropsho, Chen Ding
ISCAS
2003
IEEE
105views Hardware» more  ISCAS 2003»
16 years 12 days ago
Algorithmic partial analog-to-digital conversion in mixed-signal array processors
We present an algorithmic analog-to-digital converter (ADC) architecture for large-scale parallel quantization of internally analog variables in externally digital array processor...
Roman Genov, Gert Cauwenberghs
ISORC
2003
IEEE
16 years 11 days ago
Implementing the Multicast Inter-ORB Protocol
This paper presents our experiments for integrating OMG MIOP (Multicast Inter-ORB Protocol) specifications into a CORBA ORB. We proposed an integration model which allows the coex...
Alysson Neves Bessani, Joni da Silva Fraga, Lau Ch...
« Prev « First page 2602 / 3232 Last » Next »