Sciweavers

16159 search results - page 2521 / 3232
» Parallel computing with CUDA
Sort
View
ISLPED
2005
ACM
93views Hardware» more  ISLPED 2005»
16 years 25 days ago
Power-aware code scheduling for clusters of active disks
In this paper, we take the idea of application-level processing on disks to one level further, and focus on an architecture, called Cluster of Active Disks (CAD), where the storag...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
AIRS
2004
Springer
16 years 20 days ago
Multilingual Relevant Sentence Detection Using Reference Corpus
IR with reference corpus is one approach when dealing with relevant sentences detection, which takes the result of IR as the representation of query (sentence). Lack of informatio...
Ming-Hung Hsu, Ming-Feng Tsai, Hsin-Hsi Chen
214
Voted
CODES
2003
IEEE
16 years 17 days ago
Design space exploration of a hardware-software co-designed GF(2m) galois field processor for forward error correction and crypt
This paper describes a hardware-software co-design approach for flexible programmable Galois Field Processing for applications which require operations over GF(2m ), such as RS an...
Wei Ming Lim, Mohammed Benaissa
198
Voted
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
15 years 11 months ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...
ISCA
1993
IEEE
112views Hardware» more  ISCA 1993»
15 years 11 months ago
Working Sets, Cache Sizes, and Node Granularity Issues for Large-Scale Multiprocessors
The distribution of resources among processors, memory and caches is a crucial question faced by designers of large-scale parallel machines. If a machine is to solve problems with...
Edward Rothberg, Jaswinder Pal Singh, Anoop Gupta
« Prev « First page 2521 / 3232 Last » Next »