3660 search results - page 539 / 732 » Parallel Program Archetypes |
181
click to vote
ASPDAC
2009
ACM
16 years 1 months ago
2009
ACM
— Multiprocessors on a chip are the reality of these days. Semiconductor industry has recognized this approach as the most efficient in order to exploit chip resources, but the ...
184
click to vote
ICPP
2008
IEEE
16 years 29 days ago
2008
IEEE
On systems with multi-core processors, the memory access scheduling scheme plays an important role not only in utilizing the limited memory bandwidth but also in balancing the pro...
171
click to vote
ICPP
2008
IEEE
16 years 29 days ago
2008
IEEE
—We address the recently recognized privatization problem in software transactional memory (STM) runtimes, and introduce the notion of partially visible reads (PVRs) to heuristic...
179
click to vote
IEEEPACT
2008
IEEE
16 years 29 days ago
2008
IEEE
The memory access limits the performance of stream processors. By exploiting the reuse of data held in the Stream Register File (SRF), an on-chip storage, the number of memory acc...
163
click to vote
IPPS
2008
IEEE
16 years 28 days ago
2008
IEEE
We present an auto-tuning approach to optimize application performance on emerging multicore architectures. The methodology extends the idea of searchbased performance optimizatio...