Sciweavers

2756 search results - page 297 / 552
» Parallel Mesh Generation
Sort
View
VLSISP
2008
173views more  VLSISP 2008»
15 years 6 months ago
Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors
Advanced bit manipulation operations are not efficiently supported by commodity word-oriented microprocessors. Programming tricks are typically devised to shorten the long sequence...
Yedidya Hilewitz, Ruby B. Lee
DAGM
2004
Springer
15 years 12 months ago
Silhouette Based Human Motion Estimation
This paper proposes a system for model based human motion estimation. We start with a human model generation system, which uses a set of input images to automatically generate a f...
Bodo Rosenhahn, Reinhard Klette, Gerald Sommer
MICRO
2009
IEEE
147views Hardware» more  MICRO 2009»
16 years 1 months ago
Complexity effective memory access scheduling for many-core accelerator architectures
Modern DRAM systems rely on memory controllers that employ out-of-order scheduling to maximize row access locality and bank-level parallelism, which in turn maximizes DRAM bandwid...
George L. Yuan, Ali Bakhoda, Tor M. Aamodt
ICPP
2007
IEEE
16 years 26 days ago
Tightly-Coupled Multi-Layer Topologies for 3-D NoCs
Three-dimensional Network-on-Chip (3-D NoC) is an emerging research topic exploring the network architecture of 3-D ICs that stack several smaller wafers for reducing wire length ...
Hiroki Matsutani, Michihiro Koibuchi, Hideharu Ama...
SPAA
2004
ACM
15 years 12 months ago
The effect of faults on network expansion
We study the problem of how resilient networks are to node faults. Specifically, we investigate the question of how many faults a network can sustain and still contain a large (i...
Amitabha Bagchi, Ankur Bhargava, Amitabh Chaudhary...