5553 search results - page 955 / 1111 » Parallel Implementation of Sch |
174
click to vote
ICDCSW
2003
IEEE
15 years 11 months ago
2003
IEEE
Most ad hoc networks do not implement any network access control, leaving these networks vulnerable to resource consumption attacks where a malicious node injects packets into the...
181
click to vote
IEEEPACT
2003
IEEE
15 years 11 months ago
2003
IEEE
We investigate the implementation of IP look-up for core routers using multiple microengines and a tailored memory hierarchy. The main architectural concerns are limiting the numb...
166
click to vote
IEEEPACT
2003
IEEE
15 years 11 months ago
2003
IEEE
Shared memory multiprocessor systems typically provide a set of hardware primitives in order to support synchronization. Generally, they provide single-word read-modify-write hard...
165
click to vote
ISPASS
2003
IEEE
15 years 11 months ago
2003
IEEE
In this paper we present the eDragon environment, a research platform created to perform complete performance analysis of new Web-based technologies. eDragon enables the understan...
160
click to vote
MTDT
2003
IEEE
15 years 11 months ago
2003
IEEE
Memory cores (especially SRAM cores) used on a system chip usually come from a memory compiler. Commercial memory compilers have their limitation— a large memory may need to be ...