Sciweavers

5588 search results - page 503 / 1118
» Parallel Implementation of Bags
Sort
View
FCCM
2008
IEEE
118views VLSI» more  FCCM 2008»
16 years 1 months ago
A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture
We propose a new powerful scalable generic parallel and modular architecture well suited to LDPC code decoding. This architecture template has been instantiated in the case of the...
François Charot, Christophe Wolinski, Nicol...
HOTI
2008
IEEE
16 years 1 months ago
HPP Switch: A Novel High Performance Switch for HPC
The high performance switch plays a critical role in the high performance computer (HPC) system. The applications of HPC not only demand on the low latency and high bandwidth of t...
Dawei Wang, Zheng Cao, Xinchun Liu, Ninghui Sun
HOTI
2008
IEEE
16 years 1 months ago
Telecentric Optics for Free-Space Optical Link
-- We describe a telecentric optical system for free-space multichannel optical interconnects. The targeted aggregate data rate is 240Gb/s. We have a unique implementation of telec...
Huei Pei Kuo, Robert Walmsley, Lennie Kiyama, Mich...
HPDC
2008
IEEE
16 years 1 months ago
Dynasa: adapting grid applications to safety using fault-tolerant methods
Grid applications have been prone to encountering problems such as failures or malicious attacks during execution, due to their distributed and large-scale features. The applicati...
Xuanhua Shi, Jean-Louis Pazat, Eric Rodriguez, Hai...
ICCCN
2008
IEEE
16 years 1 months ago
Instrumentation and Analysis of MPI Queue Times on the SeaStar High-Performance Network
—Understanding the communication behavior and network resource usage of parallel applications is critical to achieving high performance and scalability on systems with tens of th...
Ron Brightwell, Kevin T. Pedretti, Kurt B. Ferreir...