Sciweavers

3836 search results - page 366 / 768
» Optimizing the Use of High Performance Software Libraries
Sort
View
ISPA
2007
Springer
16 years 27 days ago
Parallelization Strategies for the Points of Interests Algorithm on the Cell Processor
The Cell processor is a typical example of a heterogeneous multiprocessor-on-chip architecture that uses several levels of parallelism to deliver high performance. Closing the gap ...
Tarik Saidani, Lionel Lacassagne, Samir Bouaziz, T...
CASES
2007
ACM
15 years 10 months ago
Compiler generation from structural architecture descriptions
With increasing complexity of modern embedded systems, the availability of highly optimizing compilers becomes more and more important. At the same time, application specific inst...
Florian Brandner, Dietmar Ebner, Andreas Krall
ICSE
2007
IEEE-ACM
16 years 6 months ago
Using Server Pages to Unify Clones in Web Applications: A Trade-Off Analysis
Server page technique is commonly used for implementing web application user interfaces. Server pages can represent many similar web pages in a generic form. Yet our previous stud...
Damith C. Rajapakse, Stan Jarzabek
FCCM
2008
IEEE
205views VLSI» more  FCCM 2008»
16 years 1 months ago
Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation
The recent turmoil in global credit markets has demonstrated the need for advanced modelling of credit risk, which can take into account the effects of changing economic condition...
David B. Thomas, Wayne Luk
IPPS
1998
IEEE
15 years 11 months ago
An Enhanced Co-Scheduling Method Using Reduced MS-State Diagrams
Instruction scheduling methods based on the construction of state diagrams (or automata) have been used for architectures involving deeply pipelined function units. However, the s...
Ramaswamy Govindarajan, N. S. S. Narasimha Rao, Er...