2048 search results - page 39 / 410 » Optimizing pipelines for power and performance |
147
click to vote
VLSID
2004
IEEE
16 years 6 months ago
2004
IEEE
With shrinking noise margins and increasing numbers of on-chip noise sources, power grid design has become a critical performance determinant. This paper presents an overview of r...
162
click to vote
ISCAS
2003
IEEE
15 years 11 months ago
2003
IEEE
Conventional ASIC designs are hard to be customized. Therefore DSP core-based ASIC design has potentially large payoff. This approach not only supports improved performance but al...
170
click to vote
CODES
2006
IEEE
16 years 5 days ago
2006
IEEE
In this paper, we present a methodology for designing a pipeline of accelerators for an application. The application is modeled using sequential C language with simple stylization...
407
click to vote
DAC
2012
ACM
13 years 8 months ago
2012
ACM
Loop pipelining is a critical transformation in behavioral synthesis. It is crucial to producing hardware designs with acceptable latency and throughput. However, it is a complex ...
147
click to vote
ICS
1989
Tsinghua U.
15 years 10 months ago
1989
Tsinghua U.
Control intensive scalar programs pose a very different challenge to highly pipelined supercomputers than vectorizable numeric applications. Function call/return and branch instru...