2703 search results - page 477 / 541 » Optimizing memory transactions |
176
click to vote
MICRO
1999
IEEE
15 years 10 months ago
1999
IEEE
Compressing the instructions of an embedded program is important for cost-sensitive low-power control-oriented embedded computing. A number of compression schemes have been propos...
160
click to vote
ICS
1999
Tsinghua U.
15 years 10 months ago
1999
Tsinghua U.
Hydra is a chip multiprocessor (CMP) with integrated support for thread-level speculation. Thread-level speculation provides a way to parallelize sequential programs without the n...
184
click to vote
HPCA
1998
IEEE
15 years 10 months ago
1998
IEEE
The performance of a concurrent multithreaded architectural model, called superthreading 15 , is studied in this paper. It tries to integrate optimizing compilation techniques and...
148
click to vote
IPPS
1998
IEEE
15 years 10 months ago
1998
IEEE
Software DSMs have been a research topic for over a decade. While good performance has been achieved in some cases, consistent performance has continued to elude researchers. This...
139
click to vote
IPPS
1998
IEEE
15 years 10 months ago
1998
IEEE
LAPI is a low-level, high-performance communication interface available on the IBM RS/6000 SP system. It provides an activemessage-like interface along with remote memory copy and...