10148 search results - page 1736 / 2030 » Optimal sub-graphical models |
181
click to vote
ICCD
2007
IEEE
16 years 3 months ago
2007
IEEE
Most previous 3D IC research focused on “stacking” traditional 2D silicon layers, so the interconnect reduction is limited to interblock delays. In this paper, we propose tech...
170
click to vote
ICCD
2006
IEEE
16 years 3 months ago
2006
IEEE
—This paper introduces the microarchitecture and logical implementation of SMT (Simultaneous Multithreading) improvement of Godson-2 processor which is a 64-bit, four-issue, out-...
144
click to vote
ICCD
2004
IEEE
16 years 3 months ago
2004
IEEE
Dynamic address compression schemes that exploit address locality can help reduce both address bus energy and cost simultaneously with only a small performance penalty. In this wo...
173
click to vote
ICCD
2001
IEEE
16 years 3 months ago
2001
IEEE
We present a simulation-based semi-formal verification method for sequential circuits described at the registertransfer level. The method consists of an iterative loop where cove...
172
click to vote
ICCAD
2007
IEEE
16 years 3 months ago
2007
IEEE
Several technologies with sub-lithographic features are targeting the fabrication of crossbar memories in which the nanowire decoder is playing a major role. In this paper, we sug...