10148 search results - page 1725 / 2030 » Optimal sub-graphical models |
181
click to vote
DAC
2000
ACM
16 years 7 months ago
2000
ACM
The proliferation of the Internet has a ected the business model of almost all semiconductor and VLSI CAD companies that rely on intellectual property (IP) as their main source of...
164
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
We extend in this paper the concept of the P-admissible floorplan representation to that of the P*-admissible one. A P*-admissible representation can model the most general floorp...
141
Voted
DAC
2002
ACM
16 years 7 months ago
2002
ACM
In this paper, we present a flexible accelerator designed for networking applications. The accelerator can be utilized efficiently by a variety of Network Processor designs. Most ...
169
click to vote
DAC
2004
ACM
16 years 7 months ago
2004
ACM
Current Static Timing Analysis (STA) techniques allow one to verify the timing of a circuit at different process corners which only consider cases where all the supplies are low o...
201
click to vote
DAC
2006
ACM
16 years 7 months ago
2006
ACM
With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is const...