Sciweavers

2652 search results - page 282 / 531
» Optimal design in collaborative design network
Sort
View
TELSYS
2008
99views more  TELSYS 2008»
15 years 6 months ago
Mote-based underwater sensor networks: opportunities, challenges, and guidelines
Most underwater networks rely on expensive specialized hardware for acoustic communication and modulation. This has impeded wide scale deployments of underwater sensor networks and...
Raja Jurdak, Antonio G. Ruzzelli, Gregory M. P. O'...
DAC
2005
ACM
16 years 7 months ago
A low latency router supporting adaptivity for on-chip interconnects
The increased deployment of System-on-Chip designs has drawn attention to the limitations of on-chip interconnects. As a potential solution to these limitations, Networks-on -Chip...
Jongman Kim, Dongkook Park, Theo Theocharides, Nar...
DATE
2010
IEEE
166views Hardware» more  DATE 2010»
15 years 11 months ago
From transistors to MEMS: Throughput-aware power gating in CMOS circuits
—In this paper we study the effectiveness of two power gating methods – transistor switches and MEMS switches – in reducing the power consumption of a design with a certain t...
Michael B. Henry, Leyla Nazhandali
INFOCOM
2009
IEEE
16 years 1 months ago
Minimizing Delay for Multicast-Streaming in Wireless Networks with Network Coding
—Network coding is a method that promises to achieve the min-cut capacity in multicasts. However, pushing towards this gain in throughput comes with two sacrifices. Delay suffer...
Wai-Leong Yeow, Anh Tuan Hoang, Chen-Khong Tham
DAC
2002
ACM
16 years 7 months ago
A fast on-chip profiler memory
Profiling an application executing on a microprocessor is part of the solution to numerous software and hardware optimization and design automation problems. Most current profilin...
Roman L. Lysecky, Susan Cotterell, Frank Vahid