704 search results - page 54 / 141 » On-chip logic minimization |
146
click to vote
ICCAD
2008
IEEE
16 years 19 days ago
2008
IEEE
— To save power consumption, it has been shown that the clock signal can be gated without changing the functionality under certain clock-gating conditions. We observe that the cl...
178
click to vote
ESOP
2004
Springer
15 years 11 months ago
2004
Springer
Abstract. We show how to formalise a constraint-based data flow analysis in the specification language of the Coq proof assistant. This involves defining a dependent type of lat...
134
click to vote
VLSID
1998
IEEE
15 years 10 months ago
1998
IEEE
When a Boolean function is transformed by exclusiveOR with a suitably selected transform function, the new functzon is often synthesized wzth significantly reduced hardware. `I�...
223
click to vote
ACL
1990
15 years 7 months ago
1990
We describe a system of reversible grammar in which, given a logic-grammar specification of a natural language, two efficient PROLOGprograms are derived by an off-line compilation...
149
click to vote
FPGA
2004
ACM
15 years 11 months ago
2004
ACM
We present the design of a high-performance, highly pipelined asynchronous FPGA. We describe a very fine-grain pipelined logic block and routing interconnect architecture, and sh...