Sciweavers

11348 search results - page 431 / 2270
» On time-scale designs for networks
Sort
View
DATE
2003
IEEE
108views Hardware» more  DATE 2003»
16 years 5 days ago
Comparing Analytical Modeling with Simulation for Network Processors: A Case Study
Programming network processors remains an art due to the variety of different network processor architectures and due to little support to reason and explore implementations on su...
Matthias Gries, Chidamber Kulkarni, Christian Saue...
EKAW
2006
Springer
15 years 10 months ago
Iterative Bayesian Network Implementation by Using Annotated Association Rules
Abstract. This paper concerns the iterative implementation of a knowledge model in a data mining context. Our approach relies on coupling a Bayesian network design with an associat...
Clément Fauré, Sylvie Delprat, Jean-...
LISA
2007
15 years 9 months ago
ATLANTIDES: An Architecture for Alert Verification in Network Intrusion Detection Systems
We present an architecture1 designed for alert verification (i.e., to reduce false positives) in network intrusion-detection systems. Our technique is based on a systematic (and a...
Damiano Bolzoni, Bruno Crispo, Sandro Etalle
CONEXT
2008
ACM
15 years 8 months ago
Incentive-compatible caching and peering in data-oriented networks
Several new, data-oriented internetworking architectures have been proposed recently. However, the practical deployability of such designs is an open question. In this paper, we c...
Jarno Rajahalme, Mikko Särelä, Pekka Nik...
ESANN
2008
15 years 8 months ago
Initialization mechanism in Kohonen neural network implemented in CMOS technology
An initialization mechanism is presented for Kohonen neural network implemented in CMOS technology. Proper selection of initial values of neurons' weights has a large influenc...
Tomasz Talaska, Rafal Dlugosz