Sciweavers

11348 search results - page 346 / 2270
» On time-scale designs for networks
Sort
View
HICSS
2002
IEEE
109views Biometrics» more  HICSS 2002»
15 years 11 months ago
Serviceflow Management: Caring for the Citizen's Concern in Designing E-government Transaction Processes
Many authorities have started to use web sites to provide services based on transactions. The guiding vision is often a process portal for citizens that provides access to the cou...
Ralf Klischewski, Ingrid Wetzel
162
Voted
FPL
2009
Springer
99views Hardware» more  FPL 2009»
15 years 11 months ago
Exploiting fast carry-chains of FPGAs for designing compressor trees
Fast carry chains featuring dedicated adder circuitry is a distinctive feature of modern FPGAs. The carry chains bypass the general routing network and are embedded in the logic b...
Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne
FPGA
2001
ACM
145views FPGA» more  FPGA 2001»
15 years 11 months ago
Simultaneous logic decomposition with technology mapping in FPGA designs
Conventional technology mapping algorithms for SRAM-based Field Programmable Gate Arrays (FPGAs) are normally carried out on a fixed logic decomposition of a circuit. The impact o...
Gang Chen, Jason Cong
ASPDAC
2000
ACM
104views Hardware» more  ASPDAC 2000»
15 years 11 months ago
Design of digital neural cell scheduler for intelligent IB-ATM switch
— We present the architecture of the ATM banyan switch composed of pattern process and high-speed digital neural cell scheduler. An input buffer type ATM switch with a window-bas...
J.-K. Lee, Seung-Min Lee, Mike Myung-Ok Lee, D.-W....
200
Voted
CHI
1999
ACM
15 years 11 months ago
TouchCounters: Designing Interactive Electronic Labels for Physical Containers
We present TouchCounters, an integrated system of electronic modules, physical storage containers, and shelving surfaces for the support of collaborative physical work. Through ph...
Paul Yarin, Hiroshi Ishii