Sciweavers

20511 search results - page 268 / 4103
» On the level
Sort
View
IPPS
2008
IEEE
16 years 1 months ago
Evaluation and tuning of the Level 3 CUBLAS for graphics processors
Sergio Barrachina, Maribel Castillo, Francisco D. ...
IPPS
2008
IEEE
16 years 1 months ago
An MPI tool for automatically discovering the switch level topologies of Ethernet clusters
We present an MPI topology discovery tool for homogeneous Ethernet switched clusters. Unlike existing Ethernet topology discovery methods that rely on Simple Network Management Pr...
Joshua Lawrence, Xin Yuan
ISCA
2008
IEEE
113views Hardware» more  ISCA 2008»
16 years 1 months ago
A Two-Level Load/Store Queue Based on Execution Locality
Multicore processors have emerged as a powerful platform on which to efficiently exploit thread-level parallelism (TLP). However, due to Amdahl’s Law, such designs will be incr...
Miquel Pericàs, Adrián Cristal, Fran...
ISCAS
2008
IEEE
94views Hardware» more  ISCAS 2008»
16 years 1 months ago
ADAPTO: full-adder based reconfigurable architecture for bit level operations
Gian-Carlo Cardarilli, Luca Di Nunzio, Marco Re, A...
ISPASS
2008
IEEE
16 years 1 months ago
Metrics for Architecture-Level Lifetime Reliability Analysis
Abstract— This work concerns metrics for evaluating microarchitectural enhancements to improve processor lifetime reliability. A commonly reported reliability metric is mean time...
Pradeep Ramachandran, Sarita V. Adve, Pradip Bose,...