Sciweavers

20511 search results - page 259 / 4103
» On the level
Sort
View
ISCA
2009
IEEE
148views Hardware» more  ISCA 2009»
16 years 1 months ago
Memory mapped ECC: low-cost error protection for last level caches
This paper presents a novel technique, Memory Mapped ECC, which reduces the cost of providing error correction for SRAM caches. It is important to limit such overheads as processo...
Doe Hyun Yoon, Mattan Erez
MICRO
2009
IEEE
122views Hardware» more  MICRO 2009»
16 years 1 months ago
Characterizing the resource-sharing levels in the UltraSPARC T2 processor
Vladimir Cakarevic, Petar Radojkovic, Javier Verd&...
160
Voted
AAIM
2009
Springer
132views Algorithms» more  AAIM 2009»
16 years 1 months ago
Two-Level Push-Relabel Algorithm for the Maximum Flow Problem
Abstract. We describe a two-level push-relabel algorithm for the maximum flow problem and compare it to the competing codes. The algorithm generalizes a practical algorithm for bi...
Andrew V. Goldberg
ACCV
2009
Springer
16 years 1 months ago
Levels of Details for Gaussian Mixture Models
Mixtures of Gaussians are a crucial statistical modeling tool at the heart of many challenging applications in computer vision and machine learning. In this paper, we first descri...
Vincent Garcia, Frank Nielsen, Richard Nock
185
Voted
AI
2009
Springer
16 years 1 months ago
Enhancing the Bilingual Concordancer TransSearch with Word-Level Alignment
Despite the impressive amount of recent studies devoted to improving the state of the art of Machine Translation (MT), Computer Assisted Translation (CAT) tools remain the preferre...
Julien Bourdaillet, Stéphane Huet, Fabrizio...