Sciweavers

20511 search results - page 249 / 4103
» On the level
Sort
View
EUROSYS
2007
ACM
16 years 3 months ago
Secure file system versioning at the block level
Jake Wires, Michael J. Feeley
ICCD
2007
IEEE
133views Hardware» more  ICCD 2007»
16 years 3 months ago
System level power estimation methodology with H.264 decoder prediction IP case study
This paper presents a methodology to generate a hierarchy of power models for power estimation of custom hardware IP blocks, enabling a trade-off between power estimation accuracy...
Young-Hwan Park, Sudeep Pasricha, Fadi J. Kurdahi,...
ICCD
2006
IEEE
117views Hardware» more  ICCD 2006»
16 years 3 months ago
System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors
—Field-Programmable Gate Array (FPGA) technology is characterized by continuous improvements that provide new opportunities in system design. Multiprocessors-ona-Programmable-Chi...
Xiaofang Wang, Sotirios G. Ziavras
ICCD
2006
IEEE
128views Hardware» more  ICCD 2006»
16 years 3 months ago
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks
Technology trends are driving parallel on-chip architectures in the form of multi-processor systems-on-a-chip (MPSoCs) and chip multi-processors (CMPs). In these systems the incre...
Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin ...