20511 search results - page 224 / 4103 » On the level |
227
click to vote
IROS
2006
IEEE
16 years 22 days ago
2006
IEEE
— To operate outdoors or on non-flat surfaces, mobile robots need appropriate data structures that provide a compact representation of the environment and at the same time suppo...
144
click to vote
MICRO
2006
IEEE
16 years 22 days ago
2006
IEEE
Recently-proposed processor microarchitectures for high Memory Level Parallelism (MLP) promise substantial performance gains. Unfortunately, current cache hierarchies have Miss-Ha...
184
click to vote
CODES
2005
IEEE
16 years 10 days ago
2005
IEEE
Multimedia vector instruction sets are becoming ubiquitous in most of the embedded systems used for multimedia, networking and communications. However, current compiler technology...
191
click to vote
IPPS
2005
IEEE
16 years 9 days ago
2005
IEEE
The problem of writing high performance parallel applications becomes even more challenging when irregular, sparse or adaptive methods are employed. In this paper we introduce com...
171
Voted
MM
2005
ACM
16 years 8 days ago
2005
ACM
In this paper, we present Chameleon—an application-level power management approach for reducing energy consumption in mobile processors. Our approach exports the entire responsi...