Sciweavers

20511 search results - page 184 / 4103
» On the level
Sort
View
ICCAD
2003
IEEE
149views Hardware» more  ICCAD 2003»
16 years 3 months ago
Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module L
This paper proposes an optimum methodology for assigning supply and threshold voltages to modules in a CMOS circuit such that the overall energy consumption is minimized for a giv...
Yuvraj Singh Dhillon, Abdulkadir Utku Diril, Abhij...
ICCAD
2003
IEEE
120views Hardware» more  ICCAD 2003»
16 years 3 months ago
RTL Power Optimization with Gate-Level Accuracy
Traditional RTL power optimization techniques commit transformations at the RTL based on the estimation of area, delay and power. However, because of inadequate power and delay in...
Qi Wang, Sumit Roy
TACAS
2009
Springer
89views Algorithms» more  TACAS 2009»
16 years 1 months ago
Hierarchical Adaptive State Space Caching Based on Level Sampling
In the past, several attempts have been made to deal with the state space explosion problem by equipping a depth-first search (DFS) algorithm with a state cache, or by avoiding co...
Radu Mateescu, Anton Wijs
ICDAR
2009
IEEE
16 years 1 months ago
A Modified Adaptive Logical Level Binarization Technique for Historical Document Images
In this paper, a new document image binarization technique is presented, as an improved version of the state-of-the-art adaptive logical level technique (ALLT). The original ALLT ...
Konstantinos Ntirogiannis, Basilios Gatos, Ioannis...
COCOON
2009
Springer
16 years 1 months ago
Coordinate Assignment for Cyclic Level Graphs
Abstract. The Sugiyama framework is the most commonly used concept for visualizing directed graphs. It draws them in a hierarchical way and operates in four phases: cycle removal, ...
Christian Bachmaier, Franz-Josef Brandenburg, Wolf...