415 search results - page 39 / 83 » On the energy-efficiency of speculative hardware |
179
click to vote
IWMM
2010
Springer
15 years 11 months ago
2010
Springer
With the availability of chip multiprocessor (CMP) and simultaneous multithreading (SMT) machines, extracting thread level parallelism from a sequential program has become crucial...
168
click to vote
ICS
2001
Tsinghua U.
15 years 10 months ago
2001
Tsinghua U.
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...
171
click to vote
ISCA
2002
IEEE
15 years 5 months ago
2002
IEEE
Traditional vector architectures have shown to be very effective for regular codes where the compiler can detect data-level parallelism. However, this SIMD parallelism is also pre...
136
click to vote
IEEEPACT
2007
IEEE
16 years 12 days ago
2007
IEEE
In recent years, microprocessor manufacturers have shifted their focus from single-core to multi-core processors. To avoid burdening programmers with the responsibility of paralle...
167
click to vote
MICRO
2003
IEEE
15 years 11 months ago
2003
IEEE
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...