Sciweavers

53302 search results - page 347 / 10661
» On the design of a
Sort
View
DATE
2000
IEEE
83views Hardware» more  DATE 2000»
15 years 11 months ago
A New IEEE 1149.1 Boundary Scan Design for the Detection of Delay Defects
Delay defects on I/O pads, interconnections of a board, or interconnections among embedded cores can not be tested with the current IEEE 1149.1 boundary scan design. This paper in...
Sungju Park, Taehyung Kim
ICRA
2000
IEEE
91views Robotics» more  ICRA 2000»
15 years 11 months ago
Mechanism Synthesis Theory and the Design of Robots
The synthesis theory for spatial linkage systems can be formulated in a way that is compatible with the geometric design of serial and parallel chain robotic systems. Mechanism de...
J. Michael McCarthy
ASPDAC
2000
ACM
83views Hardware» more  ASPDAC 2000»
15 years 11 months ago
Low-power design of sequential circuits using a quasi-synchronous derived clock
– This paper presents a novel circuit design technique to reduce the power dissipation in sequential circuits by generating a quasi-synchronous derived clock from the master cloc...
Xunwei Wu, Jian Wei, Massoud Pedram, Qing Wu
SIGCSE
2000
ACM
169views Education» more  SIGCSE 2000»
15 years 11 months ago
Design patterns for lazy evaluation
We propose an object-oriented (OO) formulation and implementation of lazy/delayed evaluation by reusing and extending an existing linear recursive structure (LRS) framework with t...
Dung Zung Nguyen, Stephen B. Wong
DL
2000
Springer
151views Digital Library» more  DL 2000»
15 years 11 months ago
Designing a children's digital library with and for children
This paper describes preliminary work carried out to design a children’s digital library of stories and poems with and for children aged 11-14 years old. We describe our experie...
Yin Leng Theng, Norliza Mohd-Nasir, Harold W. Thim...
« Prev « First page 347 / 10661 Last » Next »