Sciweavers

7197 search results - page 1055 / 1440
» On the computational power of BlenX
Sort
View
HPCA
1996
IEEE
15 years 11 months ago
Co-Scheduling Hardware and Software Pipelines
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded process...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...
DAC
1996
ACM
15 years 11 months ago
A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts
Abstract -- This paper introduces a new HW/SW partitioning algorithm used in automating the instruction set processor design for pipelined ASIP (Application Specific Integrated Pro...
Nguyen-Ngoc Bình, Masaharu Imai, Akichika S...
DAC
1996
ACM
15 years 11 months ago
Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design
A novel methodology for circuit design and automatic layout generation is proposed for a class of mixed-signal circuits in presence of layout parasitics and substrate induced nois...
Paolo Miliozzi, Iasson Vassiliou, Edoardo Charbon,...
SCALESPACE
1997
Springer
15 years 11 months ago
From High Energy Physics to Low Level Vision
A geometric framework for image scale space, enhancement, and segmentation is presented. We consider intensity images as surfaces in the (x I) space. The image is thereby a 2D surf...
Ron Kimmel, Nir A. Sochen, Ravi Malladi
COMPCON
1994
IEEE
15 years 11 months ago
The Newton Operating System
The Newton MessagePad Personal Digital Assistant (PDA) is the first in a class of devices distinguished by their pen-based user interface, communications capability, small size, a...
Robert Welland, Greg Seitz, Lieh-Wuu Wang, Landon ...
« Prev « First page 1055 / 1440 Last » Next »