3742 search results - page 480 / 749 » On the Use of Formal Techniques for Validation |
170
click to vote
CSFW
2002
IEEE
15 years 11 months ago
2002
IEEE
We present a formal analysis technique for probabilistic security properties of peer-to-peer communication systems based on random message routing among members. The behavior of g...
151
Voted
APN
2001
Springer
15 years 11 months ago
2001
Springer
Reachability analysis and simulation tools for high-level nets spend a significant amount of the computing time in performing enabling tests, determining the assignments under whi...
148
click to vote
ISSS
2000
IEEE
15 years 11 months ago
2000
IEEE
Efficient use of an optimized custom memory hierarchy to exploit temporal locality in the memory accesses on array signals can have a very large impact on the power consumption i...
189
click to vote
ICCAD
1998
IEEE
15 years 11 months ago
1998
IEEE
Retiming and resynthesis transformations can be used for optimizing the area, power, and delay of sequential circuits. Even though this technique has been known for more than a de...
164
click to vote
LOPSTR
1999
Springer
15 years 11 months ago
1999
Springer
Abstract. A formal and effective approach to the extension of the computational behaviour of logic programs is presented. The approach builds upon the following concepts. The exte...