Sciweavers

5942 search results - page 1087 / 1189
» On the Processing of Decimated Signals
Sort
View
ISQED
2005
IEEE
98views Hardware» more  ISQED 2005»
15 years 12 months ago
Wire Planning with Bounded Over-the-Block Wires
Hierarchical approach greatly facilitates large-scale chip design by hiding distracting details in low-level objects. However, the lowlevel designs have to have a global view of h...
Hua Xiang, I-Min Liu, Martin D. F. Wong
ISWC
2005
IEEE
15 years 12 months ago
Modeling a Wearable Full-body Motion Capture System
Abstract— This paper describes a feasibility study for a selfcontained, wearable full-body motion capture system based on time-of-flight measurements that provide absolute dista...
Christopher Einsmann, Meghan Quirk, Ben Muzal, Bha...
LCN
2005
IEEE
15 years 12 months ago
Filtering of Shrew DDoS Attacks in Frequency Domain
—The shrew Distributed Denial of Service (DDoS) attacks are periodic, bursty, and stealthy in nature. They are also known as Reduction of Quality (RoQ) attacks. Such attacks coul...
Yu Chen, Kai Hwang, Yu-Kwong Kwok
RTCSA
2005
IEEE
15 years 12 months ago
FPGA-Based Content Protection System for Embedded Consumer Electronics
We propose a new architecture for a content protection system that conceals confidential data and algorithms in an FPGA as electrical circuits. This architecture is designed for a...
Hiroyuki Yokoyama, Kenji Toda
ISLPED
2005
ACM
108views Hardware» more  ISLPED 2005»
15 years 12 months ago
Replacing global wires with an on-chip network: a power analysis
This paper explores the power implications of replacing global chip wires with an on-chip network. We optimize network links by varying repeater spacing, link pipelining, and volt...
Seongmoo Heo, Krste Asanovic
« Prev « First page 1087 / 1189 Last » Next »