Sciweavers

7200 search results - page 257 / 1440
» On the Computational Power of Winner-Take-All
Sort
View
165
Voted
ISLPED
1995
ACM
131views Hardware» more  ISLPED 1995»
15 years 10 months ago
Guarded evaluation: pushing power management to logic synthesis/design
The need to reduce the power consumption of the next generation of digital systems is clearly recognized. At the system level, power management is a very powerful technique and de...
Vivek Tiwari, Sharad Malik, Pranav Ashar
DAC
2007
ACM
16 years 7 months ago
Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors
Minimizing power consumption is vitally important in embedded system design; power consumption determines battery lifespan. Ultralow-power designs may even permit embedded systems...
Changyun Zhu, Zhenyu (Peter) Gu, Li Shang, Robert ...
ACCESSNETS
2008
Springer
16 years 1 months ago
A Simulator of Periodically Switching Channels for Power Line Communications
An indoor power line is one of the most attractive media for in-home networks. However, there are many technical problems for achieving in-home power line communication (PLC) with ...
Taro Hayasaki, Daisuke Umehara, Satoshi Denno, Mas...
SENSYS
2006
ACM
16 years 17 days ago
ATPC: adaptive transmission power control for wireless sensor networks
Extensive empirical studies presented in this paper confirm that the quality of radio communication between low power sensor devices varies significantly with time and environme...
Shan Lin, Jingbin Zhang, Gang Zhou, Lin Gu, John A...
CASES
2004
ACM
16 years 2 days ago
High-level power analysis for on-chip networks
As on-chip networks become prevalent in multiprocessor systemson-a-chip and multi-core processors, they will be an integral part of the design flow of such systems. With power in...
Noel Eisley, Li-Shiuan Peh