7200 search results - page 235 / 1440 » On the Computational Power of Winner-Take-All |
166
click to vote
DAC
2004
ACM
16 years 7 months ago
2004
ACM
Current Static Timing Analysis (STA) techniques allow one to verify the timing of a circuit at different process corners which only consider cases where all the supplies are low o...
189
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
Abstract-- Network processors (NPs) have emerged as successful platforms to providing both high performance and flexibility in building powerful routers. Typical NPs incorporate mu...
148
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
This paper presents a novel repeater insertion algorithm for the power minimization of realistic interconnect trees under given timing budgets. Our algorithm judiciously combines ...
176
click to vote
DAC
2006
ACM
16 years 7 months ago
2006
ACM
Transistor leakage is poised to become the dominant source of power dissipation in digital systems, and reconfigurable devices are not immune to this problem. Modern FPGAs already...
153
click to vote
VLSID
2006
IEEE
16 years 7 months ago
2006
IEEE
This paper presents the power and performance analysis of a digital, direct sequence ultra-wideband (DS-UWB) receiver operating in the 3 to 4 GHz band. The signal to noise and dis...