7200 search results - page 165 / 1440 » On the Computational Power of Winner-Take-All |
143
click to vote
DAC
1998
ACM
16 years 7 months ago
1998
ACM
This paper presents a method for power and ground (p/g) network routing for high speed CMOS chips with multiple p/g pads. Our objective is not to reduce the total amount of the gr...
145
click to vote
DAC
2005
ACM
2005
ACM
Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction
16 years 7 months ago
To reduce power, Vdd programmability has been proposed recently to select Vdd-level for interconnects and to powergate unused interconnects. However, Vdd-level converters used in ...
169
click to vote
CAMP
2005
IEEE
16 years 2 days ago
2005
IEEE
— In this paper, a programmable analog retina is presented and compared with state of the art MPU for embedded imaging applications. The comparison is based on the energy require...
132
click to vote
COLCOM
2005
IEEE
16 years 1 days ago
2005
IEEE
Effective interaction among participants is crucial to the success of a presentation. The workspace of a presentation, which is the presentation slides, is a natural and effective...
166
click to vote
ISCAS
2003
IEEE
15 years 11 months ago
2003
IEEE
Modelling of multi-layer power system interactions will become increasingly important as market mechanisms and feedback controls become more tightly coupled into the physical syst...