10718 search results - page 605 / 2144 » On the Circuit Implementation Problem |
204
click to vote
ITC
2002
IEEE
16 years 5 days ago
2002
IEEE
Significant reductions in test application times can be achieved through parallelizing core tests; however, simultaneous test of various cores may result in exceeding power thres...
235
click to vote
VLSID
2002
IEEE
16 years 4 days ago
2002
IEEE
à This paper addresses the problem of static and dynamic variable voltage scheduling of multi-rate periodic task graphs (i.e., tasks with precedence relationships) and aperiodic t...
209
click to vote
SIGECOM
2010
ACM
16 years 2 days ago
2010
ACM
We analyze the complexity of computing pure strategy Nash equilibria (PSNE) in symmetric games with a fixed number of actions. We restrict ourselves to “compact” representati...
179
click to vote
VTS
2000
IEEE
15 years 11 months ago
2000
IEEE
1 This paper addresses the problem of testing path delay faults in a microprocessor using instructions. It is observed that a structurally testable path (i.e., a path testable thro...
193
click to vote
ASPDAC
2000
ACM
15 years 11 months ago
2000
ACM
Global placement of hypergraphs is critical in the top-down placement of large timing-driven designs 10, 16 . Placement quality is evaluated in terms of the half-perimeter wirelen...