Sciweavers

964 search results - page 68 / 193
» On software design for stochastic processors
Sort
View
CODES
1996
IEEE
15 years 10 months ago
A Model for the Coanalysis of Hardware and Software Architectures
Successful """tiprocessor system design for complex realtime embedded applications requires powerful and comprehensive. yet cost-effective. productive. and maintain...
Fred Rose, Todd Carpenter, Sanjaya Kumar, John Sha...
ICPADS
1994
IEEE
15 years 10 months ago
Delayed Precise Invalidation - A Software Cache Coherence Scheme
: Software cache coherence schemes are very desirable in the design of scalable multiprocessors and massively parallel processors. The authors propose a software cache coherence sc...
T.-S. Hwang, C.-P. Chung
HICSS
1997
IEEE
90views Biometrics» more  HICSS 1997»
15 years 10 months ago
A Workload Generation Environment for Trace-Driven Simulation of Shared-Bus Multiprocessors
We describe an environment to produce traces representing significant workloads for a shared-bus shared-memory multiprocessor used as a general-purpose multitasking machine, wher...
Roberto Giorgi, Cosimo Antonio Prete, Gianpaolo Pr...
ISSS
1998
IEEE
130views Hardware» more  ISSS 1998»
15 years 10 months ago
Communication and Interface Synthesis on a Rapid Prototyping Hardware/Software Codesign System
In this paper, we propose the target board architecture of a rapid prototyping embedded system based on hardware software codesign. The target board contains a TMS320C30 DSP proce...
Yin-Tsung Hwang, Yuan-Hung Wang
DAC
1997
ACM
15 years 10 months ago
Static Timing Analysis of Embedded Software
This paper examines the problem of statically analyzing the performance of embedded software. This problem is motivated by the increasing growth of embedded systems and a lack of ...
Sharad Malik, Margaret Martonosi, Yau-Tsun Steven ...