Sciweavers

7288 search results - page 1126 / 1458
» On process rate semantics
Sort
View
203
Voted
SIGGRAPH
2010
ACM
15 years 11 months ago
Example-based wrinkle synthesis for clothing animation
This paper describes a method for animating the appearance of clothing, such as pants or a shirt, that fits closely to a figure’s body. Compared to flowing cloth, such as loo...
Huamin Wang, Florian Hecht, Ravi Ramamoorthi, Jame...
ARVLSI
1997
IEEE
104views VLSI» more  ARVLSI 1997»
15 years 11 months ago
A High-Speed Asynchronous Decompression Circuit for Embedded Processors
This paper describes the architecture and implementation of a high-speed decompression engine for embedded processors. The engine is targeted to processors where embedded programs...
Martin Benes, Andrew Wolfe, Steven M. Nowick
ICS
1998
Tsinghua U.
15 years 11 months ago
Load Execution Latency Reduction
In order to achieve high performance, contemporary microprocessors must effectively process the four major instruction types: ALU, branch, load, and store instructions. This paper...
Bryan Black, Brian Mueller, Stephanie Postal, Ryan...
EURODAC
1994
IEEE
221views VHDL» more  EURODAC 1994»
15 years 11 months ago
Implementation of a SDH STM-N IC for B-ISDN using VHDL based synthesis tools
payload. The current recommendations include SDH as the physical layer transmission standard. It is defined the BISDN user network interface (UNI) SDH-based at 155.52 Mbit/s, but t...
Juan Carlos Calderón, Enric Corominas, Jos&...
ISCA
1995
IEEE
120views Hardware» more  ISCA 1995»
15 years 10 months ago
Unconstrained Speculative Execution with Predicated State Buffering
Speculative execution is execution of instructions before it is known whether these instructions should be executed. Compiler-based speculative execution has the potential to achi...
Hideki Ando, Chikako Nakanishi, Tetsuya Hara, Masa...
« Prev « First page 1126 / 1458 Last » Next »