Sciweavers

5638 search results - page 241 / 1128
» On presence
Sort
View
CSFW
2000
IEEE
15 years 11 months ago
Reasoning about Secrecy for Active Networks
In this paper we develop a language of mobile agents called uPLAN for describing the capabilities of active (programmable) networks. We use a formal semantics for uPLAN to demonst...
Pankaj Kakkar, Carl A. Gunter, Martín Abadi
DATE
2000
IEEE
110views Hardware» more  DATE 2000»
15 years 11 months ago
A BIST Scheme for On-Chip ADC and DAC Testing
In this paper, we present a BIST scheme for testing onchip AD and DA converters. We discuss on-chip generation of linear ramps as test stimuli, and propose techniques for measurin...
Jiun-Lang Huang, Chee-Kian Ong, Kwang-Ting Cheng
DATE
2000
IEEE
85views Hardware» more  DATE 2000»
15 years 11 months ago
All Digital Built-in Delay and Crosstalk Measurement for On-Chip Buses
This paper proposes an all digital on-chip bus delay and crosstalk measurement methodology. A diagnosis procedure is derived to distinguish the delay faults in drivers, receivers,...
Chauchin Su, Yue-Tsang Chen, Mu-Jeng Huang, Gen-Na...
DATE
1999
IEEE
113views Hardware» more  DATE 1999»
15 years 11 months ago
Influence of Caching and Encoding on Power Dissipation of System-Level Buses for Embedded Systems
This paper proposes a methodology to evaluate the effects of encodings on the power consumption of system-level buses in the presence of multi-level cache memories. The proposed m...
William Fornaciari, Donatella Sciuto, Cristina Sil...
VTS
1999
IEEE
71views Hardware» more  VTS 1999»
15 years 11 months ago
Test Generation for Ground Bounce in Internal Logic Circuitry
Ground bounce in internal circuitry is becoming an important design validation and test issue. In this paper a new circuit model for ground bounce in internal circuitry is propose...
Yi-Shing Chang, Sandeep K. Gupta, Melvin A. Breuer