301 search results - page 12 / 61 » On bounding the delay of a critical path |
152
click to vote
DATE
2003
IEEE
15 years 11 months ago
2003
IEEE
The growing impact of within-die process variation has created the need for statistical timing analysis, where gate delays are modeled as random variables. Statistical timing anal...
159
click to vote
MICRO
2005
IEEE
15 years 11 months ago
2005
IEEE
Clustered machines partition hardware resources to circumvent the cycle time penalties incurred by large, monolithic structures. This partitioning introduces a long inter-cluster ...
117
click to vote
ICCD
2001
IEEE
16 years 3 months ago
2001
IEEE
‡ Physical and generic models that analytically couple the array architecture of CMOS SRAMs with the wire lengths and fan-outs along critical paths to decode and sense data are r...
143
click to vote
ICC
2009
IEEE
15 years 3 months ago
2009
IEEE
Abstract This paper proposes an analytical method to evaluate the delay violation probability of traffic flows with statistical Quality-of-Service (QoS) guarantees in a Generalize...
142
click to vote
ASPDAC
2006
ACM
16 years 22 hour ago
2006
ACM
This paper presents a diagonal routing method which is applied to an actual microprocessor prototype chip. While including the layout functions for the conventional Manhattan rout...