Sciweavers

2674 search results - page 489 / 535
» On architecture transparency in operating systems
Sort
View
DSN
2007
IEEE
16 years 19 days ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
IPPS
2007
IEEE
16 years 18 days ago
SWARM: A Parallel Programming Framework for Multicore Processors
Due to fundamental physical limitations and power constraints, we are witnessing a radical change in commodity microprocessor architectures to multicore designs. Continued perform...
David A. Bader, Varun Kanade, Kamesh Madduri
ISCAS
2007
IEEE
104views Hardware» more  ISCAS 2007»
16 years 17 days ago
Reduction of Register File Delay Due to Process Variability in VLIW Embedded Processors
Process variation in future technologies can cause severe performance degradation since different parts of the shared Register File (RF) in VLIW processors may operate at various ...
Praveen Raghavan, José L. Ayala, David Atie...
EUROPAR
2007
Springer
16 years 13 days ago
Getting 10 Gb/s from Xen: Safe and Fast Device Access from Unprivileged Domains
The networking performance available to Virtual Machines (VMs) can be low due to the inefficiencies of transferring network packets between the host domain and guests. This can lim...
Kieran Mansley, Greg Law, David Riddoch, Guido Bar...
GECCO
2007
Springer
268views Optimization» more  GECCO 2007»
16 years 13 days ago
Synthesis of analog filters on an evolvable hardware platform using a genetic algorithm
This work presents a novel approach to filter synthesis on a field programmable analog array (FPAA) architecture using a genetic algorithm (GA). First, a Matlab model of the FPA...
Joachim Becker, Stanis Trendelenburg, Fabian Henri...