Sciweavers

949 search results - page 119 / 190
» On Topological Consistency and Realization
Sort
View
DATE
2000
IEEE
140views Hardware» more  DATE 2000»
15 years 10 months ago
Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C
-- One of the greatest challenges in C/C++-based design methodology is to efficiently map C/C++ models into hardware. Many of the networking and multimedia applications implemente...
Luc Séméria, Koichi Sato, Giovanni D...
IJCNN
2000
IEEE
15 years 10 months ago
Analog Hardware Implementation of the Random Neural Network Model
This paper presents a simple continuous analog hardware realization of the Random Neural Network (RNN) model. The proposed circuit uses the general principles resulting from the u...
Hossam Abdelbaki, Erol Gelenbe, Said E. El-Khamy
IPPS
2000
IEEE
15 years 10 months ago
Wavelengths Requirement for Permutation Routing in All-Optical Multistage Interconnection Networks
Previous studies showed that the cross-talk problem on the all-optical networks exists at both links and switches of the networks. To solve the cross-talk problem at both links and...
Qian-Ping Gu, Shietung Peng
ISCC
2000
IEEE
131views Communications» more  ISCC 2000»
15 years 10 months ago
An Empirical Study of Today's Internet Traffic for Differentiated Services IP QoS
The IETF is currently focused on Differentiated Services (Diffserv) as the architecture to provide Quality of Service in IP networks (IP-QoS). The Diffserv architecture consists o...
Fulu Li, Nabil Seddigh, Biswajit Nandy, Diego Matu...
ASPDAC
2000
ACM
111views Hardware» more  ASPDAC 2000»
15 years 10 months ago
Gate-level aged timing simulation methodology for hot-carrier reliability assurance
- This paper presents a new aged timing simulation methodology that can be used for hot-carrier reliability assurance of VLSI. This methodology consists of a compact model and a un...
Yoshiyuki Kawakami, Jingkun Fang, Hirokazu Yonezaw...