Sciweavers

8728 search results - page 218 / 1746
» On Reduct Construction Algorithms
Sort
View
DATE
2007
IEEE
92views Hardware» more  DATE 2007»
16 years 27 days ago
Random sampling of moment graph: a stochastic Krylov-reduction algorithm
In this paper we introduce a new algorithm for model order reduction in the presence of parameter or process variation. Our analysis is performed using a graph interpretation of t...
Zhenhai Zhu, Joel R. Phillips
VLSID
2002
IEEE
135views VLSI» more  VLSID 2002»
16 years 7 months ago
An Efficient Algorithm for Low Power Pass Transistor Logic Synthesis
In this paper, we address the problem of power dissipation minimization in combinational circuits implemented using pass transistor logic (PTL). We transform the problem of power ...
Rupesh S. Shelar, Sachin S. Sapatnekar
ICCAD
1998
IEEE
96views Hardware» more  ICCAD 1998»
15 years 10 months ago
Test set compaction algorithms for combinational circuits
This paper presents two new algorithms, Redundant Vector Elimination(RVE) and Essential Fault Reduction (EFR), for generating compact test sets for combinational circuits under th...
Ilker Hamzaoglu, Janak H. Patel
ICIP
2006
IEEE
16 years 8 months ago
An Illumination Invariant 3D Model Based Tracking Algorithm, with Application in Video Compression
We present an algorithm for illumination invariant 3D model based tracking and video compression. While model-based coding schemes are well developed, the compression rate reduces...
Long Nyugen, Yilei Xu, Amit K. Roy Chowdhury
ASPDAC
2004
ACM
149views Hardware» more  ASPDAC 2004»
16 years 6 hour ago
A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design
With the exponential reduction in the scaling of feature size, inter-wire coupling capacitance becomes the dominant part of load capacitance. Two problems are introduced by coupli...
Jingyu Xu, Xianlong Hong, Tong Jing, Ling Zhang, J...