Sciweavers

8728 search results - page 215 / 1746
» On Reduct Construction Algorithms
Sort
View
ICC
2007
IEEE
106views Communications» more  ICC 2007»
16 years 27 days ago
Joint Channel Estimation and Synchronization with Inter-carrier Interference Reduction for OFDM
This paper proposes a pilot-aided joint channel estimation and synchronization scheme for burst-mode orthogonal frequency division multiplexing (OFDM) systems. The scheme eliminate...
Hung Nguyen-Le, Tho Le-Ngoc, Chi Chung Ko
CODES
2005
IEEE
16 years 5 days ago
Aggregating processor free time for energy reduction
Even after carefully tuning the memory characteristics to the application properties and the processor speed, during the execution of real applications there are times when the pr...
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, ...
ECML
2005
Springer
16 years 3 days ago
Nonrigid Embeddings for Dimensionality Reduction
Spectral methods for embedding graphs and immersing data manifolds in low-dimensional speaces are notoriously unstable due to insufficient and/or numberically ill-conditioned con...
Matthew Brand
FPGA
1999
ACM
174views FPGA» more  FPGA 1999»
15 years 10 months ago
Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs
Pipelining of data path structures increases the throughput rate at the expense of enlarged resource usage and latency unless architectures optimized towards specific applications...
Peter Kollig, Bashir M. Al-Hashimi
FPGA
2008
ACM
174views FPGA» more  FPGA 2008»
15 years 8 months ago
Pattern-based behavior synthesis for FPGA resource reduction
Pattern-based synthesis has drawn wide interest from researchers who tried to utilize the regularity in applications for design optimizations. In this paper we present a general p...
Jason Cong, Wei Jiang