Sciweavers

3653 search results - page 494 / 731
» On Recognizable Timed Languages
Sort
View
ASPDAC
2007
ACM
158views Hardware» more  ASPDAC 2007»
15 years 10 months ago
Symbolic Model Checking of Analog/Mixed-Signal Circuits
This paper presents a Boolean based symbolic model checking algorithm for the verification of analog/mixedsignal (AMS) circuits. The systems are modeled in VHDL-AMS, a hardware des...
David Walter, Scott Little, Nicholas Seegmiller, C...
DBPL
2007
Springer
101views Database» more  DBPL 2007»
15 years 10 months ago
Efficient Inclusion for a Class of XML Types with Interleaving and Counting
Inclusion between XML types is important but expensive, and is much more expensive when unordered types are considered. We prove here that inclusion for XML types with interleavin...
Giorgio Ghelli, Dario Colazzo, Carlo Sartiani
FPL
2009
Springer
132views Hardware» more  FPL 2009»
15 years 10 months ago
Binary Synthesis with multiple memory banks targeting array references
High-Level Synthesis (HLS) is the field of transforming a high-level programming language, such as C, into a register transfer level(RTL) description of the design. In HLS, Binary...
Yosi Ben-Asher, Nadav Rotem
ASWEC
2004
IEEE
15 years 10 months ago
Snapshot Query-Based Debugging
Object-oriented programs, when executed, produce a complex webs of objects and references between them, generally referred to as object graphs. These object graphs are difficult t...
Alex Potanin, James Noble, Robert Biddle
CCGRID
2004
IEEE
15 years 10 months ago
Understanding Grid resource information management through a synthetic database benchmark/workload
Management of grid resource information is a challenging and important area considering the potential size of the grid and wide range of resources that should be represented. Thou...
Beth Plale, C. Jacobs, Scott Jensen, Ying Liu, C. ...