Sciweavers

5109 search results - page 300 / 1022
» On Learning Limiting Programs
Sort
View
PPOPP
2010
ACM
16 years 4 months ago
Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs?
Most modern Chip Multiprocessors (CMP) feature shared cache on chip. For multithreaded applications, the sharing reduces communication latency among co-running threads, but also r...
Eddy Z. Zhang, Xipeng Shen, Yunlian Jiang
IEEEPACT
2009
IEEE
16 years 1 months ago
Quantifying the Potential of Program Analysis Peripherals
Abstract—As programmers are asked to manage more complicated parallel machines, it is likely that they will become increasingly dependent on tools such as multi-threaded data rac...
Mohit Tiwari, Shashidhar Mysore, Timothy Sherwood
SIGUCCS
2003
ACM
15 years 12 months ago
Training program growth...: from flat line to pulsating
IT Training and Communications is a division of Information Technology Services (ITS), which provides computer application training for the faculty and staff at Saint Louis Univer...
Sue A. Moore
228
Voted
LCTRTS
2001
Springer
15 years 11 months ago
A Dynamic Programming Approach to Optimal Integrated Code Generation
Phase-decoupled methods for code generation are the state of the art in compilers for standard processors but generally produce code of poor quality for irregular target architect...
Christoph W. Keßler, Andrzej Bednarski
ASPLOS
2008
ACM
15 years 8 months ago
Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessors
Integrating more processor cores on-die has become the unanimous trend in the microprocessor industry. Most of the current research thrusts using chip multiprocessors (CMPs) as th...
Chinnakrishnan S. Ballapuram, Ahmad Sharif, Hsien-...