Sciweavers

10539 search results - page 1905 / 2108
» On L
Sort
View
IROS
2006
IEEE
116views Robotics» more  IROS 2006»
16 years 16 days ago
On the Importance of Asymmetries in Grasp Quality Metrics for Tendon Driven Hands
Abstract— Grasp quality measures are important for understanding how to plan for and maintain appropriate and secure grasps for pick and place operations and tool use. Most grasp...
Jiaxin L. Fu, Nancy S. Pollard
ISCA
2006
IEEE
182views Hardware» more  ISCA 2006»
16 years 16 days ago
Cooperative Caching for Chip Multiprocessors
This paper presents CMP Cooperative Caching, a unified framework to manage a CMP’s aggregate on-chip cache resources. Cooperative caching combines the strengths of private and ...
Jichuan Chang, Gurindar S. Sohi
ISCAS
2006
IEEE
122views Hardware» more  ISCAS 2006»
16 years 16 days ago
256-channel integrated neural interface and spatio-temporal signal processor
Abstract- We present an architecture and VLSI implemen- Various strategies in the analysis of spatio-temporal dynamtation of a distributed neural interface and spatio-temporal ics ...
J. N. Y. Aziz, Roman Genov, B. R. Bardakjian, M. D...
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
16 years 16 days ago
A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design
Power delivery is a growing reliability concern in microprocessors as the industry moves toward feature-rich, powerhungrier designs. To battle the ever-aggravating power consumpti...
Fayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hs...
RTSS
2006
IEEE
16 years 16 days ago
Run-Time Services for Hybrid CPU/FPGA Systems on Chip
Modern FPGA devices, which include (multiple) processor core(s) as diffused IP on the silicon die, provide an excellent platform for developing custom multiprocessor systems-on-pr...
Jason Agron, Wesley Peck, Erik Anderson, David L. ...
« Prev « First page 1905 / 2108 Last » Next »