Sciweavers

2313 search results - page 325 / 463
» On Heuristic Time Hierarchies
Sort
View
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
15 years 11 months ago
Piranha: a scalable architecture based on single-chip multiprocessing
The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limit...
Luiz André Barroso, Kourosh Gharachorloo, R...
RULES
1993
Springer
134views Database» more  RULES 1993»
15 years 10 months ago
Temporal Rule Specification and Management in Object-oriented Knowledge Bases
There have been many recent research efforts on temporal databases for managing current and historical data and on active databases for monitoring real-world events as well as dat...
Stanley Y. W. Su, Hsin-Hsing M. Chen
IFIPTCS
2000
15 years 10 months ago
Masaccio: A Formal Model for Embedded Components
Masaccio is a formal model for hybrid dynamical systems which are built from atomic discrete components (di erence equations) and atomic continuous components (di erential equation...
Thomas A. Henzinger
BMCBI
2008
132views more  BMCBI 2008»
15 years 6 months ago
Computational cluster validation for microarray data analysis: experimental assessment of Clest, Consensus Clustering, Figure of
Background: Inferring cluster structure in microarray datasets is a fundamental task for the so-called -omic sciences. It is also a fundamental question in Statistics, Data Analys...
Raffaele Giancarlo, Davide Scaturro, Filippo Utro
FPL
2010
Springer
124views Hardware» more  FPL 2010»
15 years 4 months ago
Finding System-Level Information and Analyzing Its Correlation to FPGA Placement
One of the more popular placement algorithms for Field Programmable Gate Arrays (FPGAs) is called Simulated Annealing (SA). This algorithm tries to create a good quality placement ...
Farnaz Gharibian, Lesley Shannon, Peter Jamieson